

## REMARKS

## Examiner Interview

Applicant thanks the Examiner for the telephonic interview on July 18, 2001, in which the procedural posture of the present application was discussed. Applicant and Examiner Donaghue agreed that the application should be examined as a 37 C.F.R. § 1.53(b)(1) continuation of parent application serial number 08/478,413.

## Pending Claims

Due to the uncertainty surrounding the procedural posture of the present application, Applicant is attaching a copy of the claims pending prior to this preliminary amendment as Appendix A.

If the Examiner has any questions or comments, Applicant respectfully requests that the Examiner contact the undersigned by telephone.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR &amp; ZAFMAN

**Date: July 27, 2001**

**Sheryl Sue Holloway**  
Reg. No. 37,850

12400 Wilshire Boulevard  
Seventh Floor  
Los Angeles, California 90025-1026  
(408) 720-3476

# FIRST CLASS CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

on July 27, 2001

Date of Deposit

**Michelle Begay**

Name of Person Mailing Correspondence

Michelle Bey  
Signature

July 27, 2001

Date \_\_\_\_\_

## VERSION OF THE CLAIMS WITH MARKINGS

1 1. (Amended) A method in a computer system of executing a first sequence of  
2 modules in a first task, said first sequence of modules linked to one another  
3 and having at least one sequence of execution, comprising[ the following  
4 steps]:  
5 a. storing in each of said first sequence of modules a skip value indicating  
6 a next module in said sequence of modules to execute;  
7 b. executing a first module of said first sequence of said modules; and  
8 c. executing said next module of said sequence of modules indicated by  
9 the skip value, wherein each module of said sequence of modules  
10 comprises at least one digital signal processing data structure.

1 4. (Amended) The method of claim 1 further comprising executing [steps] elements  
2 a-c on a second sequence of modules, said second sequence of modules being a part  
3 of a second task.

1 10. (Amended) A method performed by a processor of controlling the flow of  
2 execution of a first set of executable modules sequentially associated with one another  
3 comprising[ the following steps]:  
4 a. executing a first module in said first sequence of modules;  
5 b. determining a skip value associated with said first module; and  
6 c. proceeding to execute a subsequent module in said first set of  
7 executable modules indicated by said skip value, wherein each module  
8 comprises at least one digital signal processing data structure.

1 18. (Amended) A method of controlling the execution sequence of a series of  
2 modules by a processor, each of said modules associated with one another,  
3 comprising[ the following steps]:  
4 a. executing the first in said series of modules;  
5 b. determining a skip value N stored in said first in said series of said  
6 modules;  
7 c. if the skip value N stored in said first module is less than zero, then  
8 terminating the execution of said series of modules; and  
9 d. else if the skip value N stored in said first module is greater than or  
10 equal to zero then proceeding to a N+1th module in said series of said

11 modules, wherein each of said modules comprises at least one digital  
12 signal processing data structure.

1 19. (Amended) A method in a computer system of performing a first sequence  
2 of modules in a first task, said first sequence of modules linked to one another and  
3 having at least one sequence of execution, comprising[ the following steps]:  
4 a. storing in a first module of said first sequence of modules a skip value  
5 N representing a subsequent module in said first sequence of modules  
6 to execute, said skip value N comprising either:  
7 i. an integer less than zero indicating that said first module is a  
8 last executable module to be executed in said sequence of  
9 modules; and  
10 ii. an integer greater than or equal to zero indicating that said  
11 process should proceed to said N+1th module subsequent to  
12 said first module in said first sequence of said modules;  
13 b. executing the first of said first sequence of said modules; and  
14 c. executing the subsequent module in said sequence of said modules  
15 indicated by said skip value, wherein each module of said sequence of  
16 modules comprises at least one digital signal processing data structure.

## APPENDIX A

- 1     1.     A method in a computer system of executing a first sequence of modules in a  
2           first task, said first sequence of modules linked to one another and having at  
3           least one sequence of execution, comprising the following steps:
  - 4           a.     storing in each of said first sequence of modules a skip value indicating  
5                  a next module in said sequence of modules to execute;
  - 6           b.     executing a first module of said first sequence of said modules; and
  - 7           c.     executing said next module of said sequence of modules indicated by  
8                  the skip value, wherein each module of said sequence of modules  
9                  comprises at least one digital signal processing data structure.
- 1           2.     The method of claim 1 wherein the skip value comprises the integer N  
2           which indicates that execution should skip to the N+1th module  
3           following execution of a currently executed module in the first  
4           sequence of modules.
- 1           3.     The method of claim 2 wherein a value of N less than zero associated  
2           with the currently executed module indicates that execution of the first  
3           sequence of modules should terminate after completion of execution of  
4           the currently executed module.
- 1           4.     The method of claim 1 further comprising executing steps a-c on a  
2           second sequence of modules, said second sequence of modules being a  
3           part of a second task.
- 1           5.     The method of claim 4 further comprising the following steps:
  - 2           a.     storing in each of said second sequence of modules a skip value  
3                  indicating a next module in said sequence of modules to execute;
  - 4           b.     executing a first module of said second sequence of said modules; and
  - 5           c.     executing said next module of said sequence of modules indicated by  
6                  the skip value.
- 1           6.     The method of claim 1 further comprising performing a skip action created on  
2           the previous iteration of the first sequence of modules.

- 1 7. The method of claim 1 wherein the skip value associated with each module in  
2 said first sequence of modules may be modified by a module associated with  
3 the skip value.
- 1 8. The method of claim 1 wherein the skip value associated with each module in  
2 said first sequence of modules may be modified by a host associated with the  
3 first task.
- 1 9. A method of controlling execution flow of a first task comprising a sequence  
2 of first executable modules in a processing system by storing in each of said  
3 first executable modules a skip count, said skip count comprising an integer N  
4 which indicates that execution should skip to the N+1th module following  
5 execution of a currently executed module in the first sequence of executable  
6 modules, a value of N less than zero associated with the currently executed  
7 module indicating that execution of the first sequence of modules should  
8 terminate after completion of execution of the currently executed module,  
9 wherein each module comprises at least one digital signal processing data  
10 structure.
- 1 10. A method performed by a processor of controlling the flow of execution of a  
2 first set of executable modules sequentially associated with one another  
3 comprising the following steps:  
4 a. executing a first module in said first sequence of modules;  
5 b. determining a skip value associated with said first module; and  
6 c. proceeding to execute a subsequent module in said first set of  
7 executable modules indicated by said skip value, wherein each module  
8 comprises at least one digital signal processing data structure.
- 1 11. The method of claim 10 wherein the skip value comprises the integer  
2 N, and the subsequent module is the N+1th module following the first  
3 module in said first sequence of modules.
- 1 12. The method of claim 11 wherein a value of N less than zero associated  
2 with said first module indicates that execution of said first sequence of

3 modules should terminate after completion of execution of said first  
4 module.

1 13. The method of claim 10 wherein the skip value of each module of said  
2 first sequence of modules is stored in a datum associated with said  
3 each module.

1 14. The method of claim 10 wherein the said skip value in each of said  
2 modules may be modified by a host.

1 15. The method of claim 10 wherein the said skip value in each of said  
2 modules may be modified by each of the respective modules in said  
3 first sequence of modules.

1 16. An apparatus for executing a first sequence of modules in a first task,  
2 said first sequence of modules linked to one another and having at least  
3 one sequence of execution, comprising:  
4 a. means for storing in each of said first sequence of modules a skip value  
5 indicating a next module in said sequence of modules to execute;  
6 b. means for executing a first module of said first sequence of said  
7 modules; and  
8 c. means for executing said next module of said sequence of modules  
9 indicated by the skip value, wherein each module comprises at least  
10 one digital signal processing data structure.

1 17. An apparatus for controlling the flow of execution of a first set of  
2 executable modules sequentially associated with one another  
3 comprising:  
4 a. means for executing a first module in said first sequence of modules;  
5 b. means for determining a skip value associated with said first module;  
6 and  
7 c. means for proceeding to execute a subsequent module in said first set  
8 of executable modules indicated by said skip value, wherein each  
9 module comprises at least one digital signal processing data structure.

1 18. A method of controlling the execution sequence of a series of modules  
2 by a processor, each of said modules associated with one another,  
3 comprising the following steps:  
4 a. executing the first in said series of modules;  
5 b. determining a skip value N stored in said first in said series of said  
6 modules;  
7 c. if the skip value N stored in said first module is less than zero, then  
8 terminating the execution of said series of modules;  
9 d. else if the skip value N stored in said first module is greater than or  
10 equal to zero then proceeding to a N+1th module in said series of said  
11 modules, wherein each of said modules comprises at least one digital  
12 signal processing data structure.

1 19. A method in a computer system of performing a first sequence of  
2 modules in a first task, said first sequence of modules linked to one  
3 another and having at least one sequence of execution, comprising the  
4 following steps:  
5 a. storing in a first module of said first sequence of modules a skip value  
6 N representing a subsequent module in said first sequence of modules  
7 to execute, said skip value N comprising either:  
8 i. an integer less than zero indicating that said first module is a  
9 last executable module to be executed in said sequence of  
10 modules;  
11 ii. an integer greater than or equal to zero indicating that said  
12 process should proceed to said N+1th module subsequent to  
13 said first module in said first sequence of said modules;  
14 b. executing the first of said first sequence of said modules; and  
15 c. executing the subsequent module in said sequence of said modules  
16 indicated by said skip value, wherein each module of said sequence of  
17 modules comprises at least one digital signal processing data structure.